|
|
|
|
| LEADER |
00000nam a22000005i 4500 |
| 001 |
b3193819 |
| 003 |
MWH |
| 005 |
20191024203001.0 |
| 007 |
cr nn 008mamaa |
| 008 |
121227s1994 xxu| s |||| 0|eng d |
| 020 |
|
|
|a 9781461527602
|
| 024 |
7 |
|
|a 10.1007/978-1-4615-2760-2
|2 doi
|
| 035 |
|
|
|a (DE-He213)978-1-4615-2760-2
|
| 050 |
|
4 |
|a E-Book
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 072 |
|
7 |
|a TJFC
|2 thema
|
| 100 |
1 |
|
|a Airiau, Roland.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 245 |
1 |
0 |
|a Circuit Synthesis with VHDL
|h [electronic resource] /
|c by Roland Airiau, Jean-Michel Bergé, Vincent Olive.
|
| 250 |
|
|
|a 1st ed. 1994.
|
| 264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 1994.
|
| 300 |
|
|
|a XVIII, 221 p.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 490 |
1 |
|
|a The Springer International Series in Engineering and Computer Science,
|x 0893-3405 ;
|v 261
|
| 490 |
1 |
|
|a Springer eBook Collection
|
| 505 |
0 |
|
|a 1. ABOUT SYNTHESIS -- 1.1. Why VHDL? -- 1.2. VHDL for Which Purpose’? -- 1.3. Is VHDL a Good Language for Synthesise -- 1.4. A Book, an Outline -- 1.5. Synthesis Domain -- 1.6. Interests of Synthesis -- 1.7. Architectural Synthesis Versus Logic Synthesis -- 1.8. Consistency Between Simulation and Synthesis -- 2. VHDL CONCEPTS -- 2.1. Philosophy of the Language -- 2.2. Hardware Hierarchy -- 2.3. Software Hierarchy -- 2.4. Objects of the Language -- 2.5. Information Representation -- 2.6. Concurrency -- 2.7. Sequential Domain -- 2.8. Attached Characteristics -- 2.9. Predefined Environment -- 3. MAPPING VHDL TO HARDWARE -- 3.1. Synthesis Modeling Style -- 3.2. VHDL Types -- 3.3. VHDL Objects -- 3.4. Sequential Statements -- 3.5. Concurrent Statements -- 3.6. Using Generics -- 3.7. Conclusion -- 4. MAPPING HARDWARE TO VHDL -- 4.1. Combinational Circuits -- 4.2. Synchronous Circuits -- 5. DESIGN METHODOLOGY -- 5.1. Synthesis Design Cycle -- 5.2. Synthesis Process Control -- 6. SYNTHESIS STANDARD ENVIRONMENT -- 6.1. Principle -- 6.2. Package STD_LOGIC_1164 -- 6.3. Synthesis Working Group Results -- 7. CASE STUDY -- 7.1. Traffic Light Controller: Once Again? -- 7.2. Specification of the Problem -- 7.3. Entity Declaration -- 7.4. Describing the Behavioral Architecture -- 7.5. Describing the Synthesizable Architecture -- 7.6. Designer’s Concerns -- 8. APPENDIX -- 8.1. Grammar Summary -- 8.2. Memo -- 8.3 Index.
|
| 520 |
|
|
|a One of the main applications of VHDL is the synthesis of electronic circuits. Circuit Synthesis with VHDL is an introduction to the use of VHDL logic (RTL) synthesis tools in circuit design. The modeling styles proposed are independent of specific market tools and focus on constructs widely recognized as synthesizable by synthesis tools. A statement of the prerequisites for synthesis is followed by a short introduction to the VHDL concepts used in synthesis. Circuit Synthesis with VHDL presents two possible approaches to synthesis: the first starts with VHDL features and derives hardware counterparts; the second starts from a given hardware component and derives several description styles. The book also describes how to introduce the synthesis design cycle into existing design methodologies and the standard synthesis environment. Circuit Synthesis with VHDL concludes with a case study providing a realistic example of the design flow from behavioral description down to the synthesized level. Circuit Synthesis with VHDL is essential reading for all students, researchers, design engineers and managers working with VHDL in a synthesis environment.
|
| 590 |
|
|
|a Loaded electronically.
|
| 590 |
|
|
|a Electronic access restricted to members of the Holy Cross Community.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Computer-aided engineering.
|
| 650 |
|
0 |
|a Electrical engineering.
|
| 690 |
|
|
|a Electronic resources (E-books)
|
| 700 |
1 |
|
|a Bergé, Jean-Michel.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 700 |
1 |
|
|a Olive, Vincent.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 830 |
|
0 |
|a The Springer International Series in Engineering and Computer Science,
|x 0893-3405 ;
|v 261
|
| 830 |
|
0 |
|a Springer eBook Collection.
|
| 856 |
4 |
0 |
|u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-1-4615-2760-2
|3 Click to view e-book
|t 0
|
| 907 |
|
|
|a .b3193819x
|b 04-18-22
|c 02-26-20
|
| 998 |
|
|
|a he
|b 02-26-20
|c m
|d @
|e -
|f eng
|g xxu
|h 0
|i 1
|
| 912 |
|
|
|a ZDB-2-ENG
|
| 912 |
|
|
|a ZDB-2-BAE
|
| 950 |
|
|
|a Engineering (Springer-11647)
|
| 902 |
|
|
|a springer purchased ebooks
|
| 903 |
|
|
|a SEB-COLL
|
| 945 |
|
|
|f - -
|g 1
|h 0
|j - -
|k - -
|l he
|o -
|p $0.00
|q -
|r -
|s b
|t 38
|u 0
|v 0
|w 0
|x 0
|y .i21069827
|z 02-26-20
|
| 999 |
f |
f |
|i d36f2e1c-8619-553d-bcd7-15bff7ecafec
|s 9b064193-fbd6-57f6-a788-612de7111e79
|t 0
|
| 952 |
f |
f |
|p Online
|a College of the Holy Cross
|b Main Campus
|c E-Resources
|d Online
|t 0
|e E-Book
|h Library of Congress classification
|i Elec File
|