Power-Aware Computer Systems First International Workshop, PACS 2000 Cambridge, MA, USA, November 12, 2000 Revised Papers / edited by B. Falsafi, T.N. Vijaykumar.

The phenomenal increases in computer system performance in recent years have been accompanied by a commensurate increase in power and energy dissipation. The latter has directly resulted in demand for expensive packaging and cooling technology, an increase in product cost, and a decrease in product...

Full description

Saved in:
Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Falsafi, B. (Editor), Vijaykumar, T.N (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2001.
Edition:1st ed. 2001.
Series:Lecture Notes in Computer Science, 2008
Springer eBook Collection.
Subjects:
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.

MARC

LEADER 00000nam a22000005i 4500
001 b3196728
003 MWH
005 20191022011645.0
007 cr nn 008mamaa
008 121227s2001 gw | s |||| 0|eng d
020 |a 9783540445722 
024 7 |a 10.1007/3-540-44572-2  |2 doi 
035 |a (DE-He213)978-3-540-44572-2 
050 4 |a E-Book 
072 7 |a TJF  |2 bicssc 
072 7 |a TEC008000  |2 bisacsh 
072 7 |a TJF  |2 thema 
245 1 0 |a Power-Aware Computer Systems  |h [electronic resource] :  |b First International Workshop, PACS 2000 Cambridge, MA, USA, November 12, 2000 Revised Papers /  |c edited by B. Falsafi, T.N. Vijaykumar. 
250 |a 1st ed. 2001. 
264 1 |a Berlin, Heidelberg :  |b Springer Berlin Heidelberg :  |b Imprint: Springer,  |c 2001. 
300 |a X, 158 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Lecture Notes in Computer Science,  |x 0302-9743 ;  |v 2008 
490 1 |a Springer eBook Collection 
505 0 |a Power-Aware Microarchitectural/Circuit Techniques -- System-Level Design Methods for Low-Energy Architectures Containing Variable Voltage Processors -- Ramp Up/Down Functional Unit to Reduce Step Power -- An Adaptive Issue Queue for Reduced Power at High Performance -- Application/Compiler Optimizations -- Dynamic Memory Oriented Transformations in the MPEG4 IM1-Player on a Low Power Platform -- Exploiting Content Variation and Perception in Power-Aware 3D Graphics Rendering -- Compiler-Directed Dynamic Frequency and Voltage Scheduling -- Exploiting IPC/Memory Slack -- Cache-Line Decay: A Mechanism to Reduce Cache Leakage Power -- Dynamically Reconfiguring Processor Resources to Reduce Power Consumption in High-Performance Processors -- Power/Performance Models and Tools -- TEM2P2EST: A Thermal Enabled Multi-model Power/Performance ESTimator -- Power-Performance Modeling and Tradeoff Analysis for a High End Microprocessor -- A Comparison of Two Architectural Power Models. 
520 |a The phenomenal increases in computer system performance in recent years have been accompanied by a commensurate increase in power and energy dissipation. The latter has directly resulted in demand for expensive packaging and cooling technology, an increase in product cost, and a decrease in product reliability in all segments of the computing market. Moreover, the higher power/energy dissipation has signi cantly reduced battery life in portable systems. While - stem designers have traditionally relied on circuit-level techniques to reduce - wer/energy, there is a growing need to address power/energy dissipation at all levels of the computer system. We are pleased to welcome you to the proceedings of the Power-Aware C- puter Systems (PACS 2000) workshop. PACS 2000 was the rst workshop in its series and its aim was to bring together experts from academia and industry to address power-/energy-awareness at all levels of computer systems. In these p- ceedings, we bring you several excellent research contributions spanning a wide spectrum of areas in power-aware systems, from application all the way to c- pilers and microarchitecture, and to power/performance estimating models and tools. We have grouped the contributions into the following speci c categories: (1) power-aware microarchitectural/circuit techniques, (2) application/compiler power optimizations, (3) exploiting opportunity for power optimization in - struction scheduling and cache memories, and (4) power/performance models and tools. 
590 |a Loaded electronically. 
590 |a Electronic access restricted to members of the Holy Cross Community. 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 0 |a Architecture, Computer. 
650 0 |a Computer organization. 
650 0 |a Computer hardware. 
650 0 |a Computer programming. 
650 0 |a Programming languages (Electronic computers). 
690 |a Electronic resources (E-books) 
700 1 |a Falsafi, B.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Vijaykumar, T.N.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
830 0 |a Lecture Notes in Computer Science,  |x 0302-9743 ;  |v 2008 
830 0 |a Springer eBook Collection. 
856 4 0 |u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/3-540-44572-2  |3 Click to view e-book  |t 0 
907 |a .b31967280  |b 04-18-22  |c 02-26-20 
998 |a he  |b 02-26-20  |c m  |d @   |e -  |f eng  |g gw   |h 0  |i 1 
912 |a ZDB-2-SCS 
912 |a ZDB-2-LNC 
912 |a ZDB-2-BAE 
950 |a Computer Science (Springer-11645) 
902 |a springer purchased ebooks 
903 |a SEB-COLL 
945 |f  - -   |g 1  |h 0  |j  - -   |k  - -   |l he   |o -  |p $0.00  |q -  |r -  |s b   |t 38  |u 0  |v 0  |w 0  |x 0  |y .i21098918  |z 02-26-20 
999 f f |i 10f685c3-b6da-52d2-a9ab-61cea17dab80  |s fdb7cad6-dfbd-56ac-a9bf-6afec91ce59c  |t 0 
952 f f |p Online  |a College of the Holy Cross  |b Main Campus  |c E-Resources  |d Online  |t 0  |e E-Book  |h Library of Congress classification  |i Elec File