Algorithms for VLSI Physical Design Automation

Algorithms for VLSI Physical Design Automation by Naveed A. Sherwani.

Algorithms for VLSI Physical Design Automation, Second Edition is a core reference text for graduate students and CAD professionals. Based on the very successful First Edition, it provides a comprehensive treatment of the principles and algorithms of VLSI physical design, presenting the concepts and...

Full description

Saved in:

Bibliographic Details
Main Author:	Sherwani, Naveed A. (Author)
Corporate Author:	SpringerLink (Online service)
Format:	eBook
Language:	English
Published:	New York, NY : Springer US : Imprint: Springer, 1995.
Edition:	2nd ed. 1995.
Series:	Springer eBook Collection.
Subjects:	Electronic circuits. Electrical engineering. Computer-aided engineering. Electronic resources (E-books)
Online Access:	Click to view e-book
Holy Cross Note:	Loaded electronically. Electronic access restricted to members of the Holy Cross Community.

Similar Items

Algorithms for VLSI Physical Design Automation
by: Sherwani, Naveed A.
Published: (1999)

Algorithms for VLSI Physical Design Automation
by: Sherwani, Naveed A.
Published: (1993)

Interconnects in VLSI Design
Published: (2000)

Evolutionary Algorithms for VLSI CAD
by: Drechsler, Rolf
Published: (1998)

Digital Timing Macromodeling for VLSI Design Verification
by: Kong, Jeong-Taek, et al.
Published: (1995)

Logic Synthesis for Low Power VLSI Designs
by: Iman, Sasan, et al.
Published: (1998)

VLSI Synthesis of DSP Kernels Algorithmic and Architectural Transformations
by: Mehendale, Mahesh, et al.
Published: (2001)

Reuse Techniques for VLSI Design
Published: (1999)

On Optimal Interconnections for VLSI
by: Kahng, Andrew B., et al.
Published: (1995)

High-Level VLSI Synthesis
Published: (1991)

VLSI CAD Tools and Applications
Published: (1987)

Clocking in Modern VLSI Systems
Published: (2009)

Introduction to Analog VLSI Design Automation
Published: (1990)

IDDQ Testing of VLSI Circuits
Published: (1993)

Layout Optimization in VLSI Design
Published: (2001)

On-Line Testing for VLSI
Published: (1998)

Routing Congestion in VLSI Circuits Estimation and Optimization
by: Saxena, Prashant, et al.
Published: (2007)

Optimal VLSI Architectural Synthesis Area, Performance and Testability
by: Gebotys, Catherine H., et al.
Published: (1992)

Design Automation for Timing-Driven Layout Synthesis
by: Sapatnekar, S., et al.
Published: (1993)

Cross-Talk Noise Immune VLSI Design Using Regular Layout Fabrics
by: Brayton, Robert K., et al.
Published: (2001)

Symbolic Analysis for Automated Design of Analog Integrated Circuits
by: Gielen, Georges, et al.
Published: (1991)

Binary Decision Diagrams and Applications for VLSI CAD
by: Minato, Shin-ichi
Published: (1996)

VLSI: Systems on a Chip IFIP TC10 WG10.5 Tenth International Conference on Very Large Scale Integration (VLSI ’99) December 1–4, 1999, Lisboa, Portugal
Published: (2000)

Physical Design for Multichip Modules
by: Sriram, Mysore, et al.
Published: (1994)

Power-Constrained Testing of VLSI Circuits A Guide to the IEEE 1149.4 Test Standard
by: Nicolici, Nicola, et al.
Published: (2003)

An Artificial Intelligence Approach to VLSI Routing
by: Joobbani, R.
Published: (1986)

Analog Device-Level Layout Automation
by: Cohn, John M., et al.
Published: (1994)

Algorithms for Synthesis and Testing of Asynchronous Circuits
by: Lavagno, Luciano, et al.
Published: (1993)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
by: Bushnell, M., et al.
Published: (2002)

Minimizing and Exploiting Leakage in VLSI Design
by: Jayakumar, Nikhil, et al.
Published: (2010)

Principles of VLSI RTL Design A Practical Guide
by: Churiwala, Sanjay, et al.
Published: (2011)

The Designer’s Guide to Spice and Spectre®
by: Kundert, Ken
Published: (1995)

SOC (System-on-a-Chip) Testing for Plug and Play Test Automation
by: Chakrabarty, Krishnendu
Published: (2002)

Automatic Programming Applied to VLSI CAD Software: A Case Study
by: Setliff, Dorothy E., et al.
Published: (1990)

Logic Minimization Algorithms for VLSI Synthesis
by: Brayton, Robert K., et al.
Published: (1984)

Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench The System Architect's Workbench
by: Thomas, Donald E., et al.
Published: (1990)

A Designer’s Guide to Built-In Self-Test
by: Stroud, Charles E.
Published: (2002)

On and Off-Chip Crosstalk Avoidance in VLSI Design
by: Duan, Chunjie, et al.
Published: (2010)

Assertion-Based Design
by: Foster, Harry D., et al.
Published: (2003)

Assertion-Based Design
by: Foster, Harry D., et al.
Published: (2005)