|
|
|
|
| LEADER |
00000nam a22000005i 4500 |
| 001 |
b3228776 |
| 003 |
MWH |
| 005 |
20191027092432.0 |
| 007 |
cr nn 008mamaa |
| 008 |
121227s1986 xxu| s |||| 0|eng d |
| 020 |
|
|
|a 9781461322856
|
| 024 |
7 |
|
|a 10.1007/978-1-4613-2285-6
|2 doi
|
| 035 |
|
|
|a (DE-He213)978-1-4613-2285-6
|
| 050 |
|
4 |
|a E-Book
|
| 072 |
|
7 |
|a THR
|2 bicssc
|
| 072 |
|
7 |
|a TEC007000
|2 bisacsh
|
| 072 |
|
7 |
|a THR
|2 thema
|
| 100 |
1 |
|
|a Annaratone, Silvia.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 245 |
1 |
0 |
|a Digital CMOS Circuit Design
|h [electronic resource] /
|c by Silvia Annaratone.
|
| 250 |
|
|
|a 1st ed. 1986.
|
| 264 |
|
1 |
|a New York, NY :
|b Springer US :
|b Imprint: Springer,
|c 1986.
|
| 300 |
|
|
|a 384 p.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 490 |
1 |
|
|a The Springer International Series in Engineering and Computer Science,
|x 0893-3405 ;
|v 16
|
| 490 |
1 |
|
|a Springer eBook Collection
|
| 505 |
0 |
|
|a 1. Introduction -- 1.1. From nMOS to CMOS -- 1.2. CMOS Basic Gates -- 2. MOS Transistor Characteristics -- 2.1. The MOS Transistor -- 2.2. Parasitic Parameters -- 2.3. Small Geometry MOS Transistor -- 2.4. CMOS Transmission Gate -- 2.5. CMOS Inverter -- 2.6. A More Accurate Model for the CMOS Inverter -- 2.7. CMOS Power Dissipation -- 3. Fabrication Processes -- 3.1. The p-well Fabrication Process -- 3.2. The n-well Fabrication Process -- 3.3. LOCMOS Technology -- 3.4. Latchup -- 3.5. The Twin-tub Fabrication Process -- 3.6. The SOS Fabrication Process -- 3.7. Bulk vs. SOI -- 3.8. Design Rules -- 4. Logic Design -- 4.1. Static Logic -- 4.2. Dynamic Logic -- 4.3. Charge Sharing -- 4.4. Bootstrap Logic -- 4.5. Logic Design at the System Level -- 5. Circuit Design -- 5.1. Resistance, Capacitance, and Inductance -- 5.2. Modeling Long Interconnects -- 5.3. The Concept of Equivalent Gate Load -- 5.4. Delay Minimization -- 5.5. Transistor Sizing in Static Logic -- 5.6. Transistor Sizing in Dynamic Logic -- 6. Design of Basic Circuits -- 6.1. Storage Elements -- 6.2. Full-adder -- 6.3. Programmable Logic Array -- 6.4. Random-access Memory -- 6.5. Parallel Adder -- 6.6. Parallel Multiplier -- 7. Driver and I/O Buffer Design -- 7.1. CMOS Inverter Delay Estimation -- 7.2. Input Buffer -- 7.3. Output Buffer -- 7.4. Tri-state Output Buffer and I/O Buffer -- 7.5. Output Buffer and Bus Driver Design Optimization -- 7.6. Input Protection -- 7.7. Output Protection -- 7.8. Driving Large On-chip Loads -- Appendix A. Layout -- A. 1. General Considerations on Layout -- A.2. Layout Methodologies for Latchup Avoidance -- A.3. Layout with Structured Methodologies -- A. 4. Power and Ground Routing -- Appendix B. Interconnect Capacitance Computation -- B. 1. Case 1: Coupled Microstrip Structure -- B.2. Case 2: Coupled Stripline Structure -- Appendix C. Figures from Section 5.4.2 -- Appendix D. Delay Minimization Based on Eq. (7-3) -- Appendix E. Equations Related to Fig. 7-10 -- Appendix F. Symbols and Physical Constants.
|
| 590 |
|
|
|a Loaded electronically.
|
| 590 |
|
|
|a Electronic access restricted to members of the Holy Cross Community.
|
| 650 |
|
0 |
|a Electrical engineering.
|
| 690 |
|
|
|a Electronic resources (E-books)
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 830 |
|
0 |
|a The Springer International Series in Engineering and Computer Science,
|x 0893-3405 ;
|v 16
|
| 830 |
|
0 |
|a Springer eBook Collection.
|
| 856 |
4 |
0 |
|u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-1-4613-2285-6
|3 Click to view e-book
|t 0
|
| 907 |
|
|
|a .b32287768
|b 04-18-22
|c 02-26-20
|
| 998 |
|
|
|a he
|b 02-26-20
|c m
|d @
|e -
|f eng
|g xxu
|h 0
|i 1
|
| 912 |
|
|
|a ZDB-2-ENG
|
| 912 |
|
|
|a ZDB-2-BAE
|
| 950 |
|
|
|a Engineering (Springer-11647)
|
| 902 |
|
|
|a springer purchased ebooks
|
| 903 |
|
|
|a SEB-COLL
|
| 945 |
|
|
|f - -
|g 1
|h 0
|j - -
|k - -
|l he
|o -
|p $0.00
|q -
|r -
|s b
|t 38
|u 0
|v 0
|w 0
|x 0
|y .i21419413
|z 02-26-20
|
| 999 |
f |
f |
|i 988a4a8e-69d9-5fcf-a232-53ff455f1d1a
|s 50e26d3c-e796-54d6-9dd2-2b2980c02b50
|t 0
|
| 952 |
f |
f |
|p Online
|a College of the Holy Cross
|b Main Campus
|c E-Resources
|d Online
|t 0
|e E-Book
|h Library of Congress classification
|i Elec File
|