PARLE Parallel Architectures and Languages Europe Vol.1: Parallel Architectures, Eindhoven, The Netherlands, June 15-19, 1987; Proceedings / edited by Jacobus W. de Bakker, A.J. Nijman, Philip C. Treleaven.

Saved in:
Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Bakker, Jacobus W. de (Editor), Nijman, A.J (Editor), Treleaven, Philip C. (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 1987.
Edition:1st ed. 1987.
Series:Lecture Notes in Computer Science, 258
Springer eBook Collection.
Subjects:
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.
Table of Contents:
  • Learning translation invariant recognition in a massively parallel networks
  • Trace theory and systolic computations
  • Boltzmann machines and their applications
  • Cobweb-2: Structured specification of a wafer-scale supercomputer
  • A novel deadlock free and starvation free packet switching communication processor
  • A parallel architecture for signal understanding through inference on uncertain data
  • An axiomatic approach to the specification of distributed computer architectures
  • Computing on a systolic screen: Hulls, contours and applications
  • Multiprocessor systems programming in a high-level data-flow language
  • The twisted cube
  • An implemented method for incremental systolic design
  • The use of parallel functions in system design
  • The translation of processes into circuits
  • Mapping strategies in message based multiprocessor systems
  • Hardware memory management for large knowledge bases
  • Transputer-based experiments with the ZAPP architecture
  • Synthesis of systolic arrays for inductive problems
  • Practical parallelism using transputer arrays
  • Systolic array synthesis by static analysis of program dependencies
  • Specification of a pipelined event driven simulator using FP2
  • A layered emulator for design evaluation of MIMD multiprocessors with shared memory
  • The Alliant FX/Series: A language driven architecture for parallel processing of dusty deck fortran
  • Emulating digital logic using transputer networks (very high parallelism = simplicity = performance)
  • A two-level approach to logic plus functional programming integration
  • Overview of a parallel reduction machine project
  • An overview of DDC: Delta driven computer
  • Design and implementation of a parallel inference machine for first order logic: an overview
  • Multi-level simulator for VLSI
  • The DOOM system and its applications: A survey of esprit 415 subproject A, philips research laboratories.