High-Level Synthesis from Algorithm to Digital Circuit

High-Level Synthesis from Algorithm to Digital Circuit / edited by Philippe Coussy, Adam Morawiec.

The successful usage of Hardware Description Languages like VHDL and Verilog in design flows is mainly due to the availability of efficient synthesis methods and tools that enable the translation of RTL designs into optimized gate-level implementations. Many expect that the same approach could be ef...

Full description

Saved in:

Bibliographic Details
Corporate Author:	SpringerLink (Online service)
Other Authors:	Coussy, Philippe (Editor), Morawiec, Adam (Editor)
Format:	eBook
Language:	English
Published:	Dordrecht : Springer Netherlands : Imprint: Springer, 2008.
Edition:	1st ed. 2008.
Series:	Springer eBook Collection.
Subjects:	Electronic circuits. Microprocessors. Logic design. Electronic resources (E-books)
Online Access:	Click to view e-book
Holy Cross Note:	Loaded electronically. Electronic access restricted to members of the Holy Cross Community.

Similar Items

New Data Structures and Algorithms for Logic Synthesis and Verification
by: Amaru, Luca Gaetano
Published: (2017)

Fundamentals of Modern Electric Circuit Analysis and Filter Synthesis A Transfer Function Approach
by: Izadian, Afshin
Published: (2019)

Simulation and Optimization of Digital Circuits Considering and Mitigating Destabilizing Factors
by: Melikyan, Vazgen
Published: (2018)

Introduction to Logic Circuits & Logic Design with VHDL
by: LaMeres, Brock J.
Published: (2019)

Introduction to Logic Circuits & Logic Design with VHDL
by: LaMeres, Brock J.
Published: (2017)

Introduction to Logic Circuits & Logic Design with Verilog
by: LaMeres, Brock J.
Published: (2017)

Introduction to Logic Circuits & Logic Design with Verilog
by: LaMeres, Brock J.
Published: (2019)

Harnessing Performance Variability in Embedded and High-performance Many/Multi-core Platforms A Cross-layer Approach
Published: (2019)

Testing of Interposer-Based 2.5D Integrated Circuits
by: Wang, Ran, et al.
Published: (2017)

High-Level Modeling and Synthesis of Analog Integrated Systems
by: Martens, Ewout S. J., et al.
Published: (2008)

From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators
by: Rahimi, Abbas, et al.
Published: (2017)

Quick Start Guide to VHDL
by: LaMeres, Brock J.
Published: (2019)

ASIC/SoC Functional Design Verification A Comprehensive Guide to Technologies and Methodologies
by: Mehta, Ashok B.
Published: (2018)

Machine Learning in VLSI Computer-Aided Design
Published: (2019)

Beyond-CMOS Technologies for Next Generation Computer Design
Published: (2019)

Reliable and Energy Efficient Streaming Multiprocessor Systems
by: Das, Anup Kumar, et al.
Published: (2018)

Fundamentals of Electronic Systems Design
by: Lienig, Jens, et al.
Published: (2017)

Design of FPGA-Based Computing Systems with OpenCL
by: Waidyasooriya, Hasitha Muthumala, et al.
Published: (2018)

Quick Start Guide to Verilog
by: LaMeres, Brock J.
Published: (2019)

Separation Logic for High-level Synthesis
by: Winterstein, Felix
Published: (2017)

Dual model logic : a new paradigm for digital IC design
by: Levi, Itamar, et al.
Published: (2021)

Formal Specification Level Concepts, Methods, and Algorithms
by: Soeken, Mathias, et al.
Published: (2015)

Device-Level Modeling and Synthesis of High-Performance Pipeline ADCs
by: Ruiz-Amaya, Jesús, et al.
Published: (2011)

System-Level Validation High-Level Modeling and Directed Test Generation Techniques
by: Chen, Mingsong, et al.
Published: (2013)

Debugging at the Electronic System Level
by: Rogin, Frank, et al.
Published: (2010)

Electronic System Level Design An Open-Source Approach
Published: (2011)

Digital system design and microprocessors
by: Hayes, John P. (John Patrick), 1944-
Published: (1984)

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 17th International Workshop, PATMOS 2007, Gothenburg, Sweden, September 3-5, 2007, Proceedings
Published: (2007)

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 18th International Workshop, PATMOS 2008, Lisbon, Portugal, September 10-12, 2008, Revised Selected Papers
Published: (2009)

Circuit and Interconnect Design for RF and High Bit-rate Applications
by: Veenstra, Hugo, et al.
Published: (2008)

Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation 13th International Workshop, PATMOS 2003, Torino, Italy, September 10-12, 2003, Proceedings
Published: (2003)

Higher-Level Hardware Synthesis
by: Sharp, Richard
Published: (2004)

Out-of-order Parallel Discrete Event Simulation for Electronic System-level Design
by: Chen, Weiwei
Published: (2015)

Complex Digital Circuits
by: Deschamps, Jean-Pierre, et al.
Published: (2019)

Design for High Performance, Low Power, and Reliable 3D Integrated Circuits
by: Lim, Sung Kyu
Published: (2013)

Energy Efficient High Performance Processors Recent Approaches for Designing Green High Performance Computing
by: Haj-Yahya, Jawad, et al.
Published: (2018)

Compilation and Synthesis for Embedded Reconfigurable Systems An Aspect-Oriented Approach
Published: (2013)

Finite State Machine Logic Synthesis for Complex Programmable Logic Devices
by: Czerwinski, Robert, et al.
Published: (2013)

Advanced HDL Synthesis and SOC Prototyping RTL Design Using Verilog
by: Taraate, Vaibbhav
Published: (2019)

Analog Circuit Design High-speed Clock and Data Recovery, High-performance Amplifiers, Power Management
Published: (2009)