Architecture of Computing Systems - ARCS 2008 21st International Conference, Dresden, Germany, February 25-28, 2008, Proceedings

Architecture of Computing Systems - ARCS 2008 21st International Conference, Dresden, Germany, February 25-28, 2008, Proceedings / edited by Theo Ungerer, Christian Hochberger, Rainer G. Spallek.

This book constitutes the refereed proceedings of the 21st International Conference on Architecture of Computing Systems, ARCS 2008, held in Dresden, Germany, in February 2008. The 19 revised full papers presented together with 2 keynote papers were carefully reviewed and selected from 47 submission...

Full description

Saved in:
Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Ungerer, Theo (Editor), Hochberger, Christian (Editor), Spallek, Rainer G. (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2008.
Edition:1st ed. 2008.
Series:Theoretical Computer Science and General Issues ; 4934
Springer eBook Collection.
Subjects:
Computers.
Computer communication systems.
Architecture, Computer.
Operating systems (Computers).
Software engineering.
Application software.
Electronic resources (E-books)
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.
Table of Contents:
  • Invited Program
  • Keynote: Grand Challenges of Computer Engineering
  • Keynote: The Impact of Operating Systems on Modern CPU Designs (and Vice Versa)
  • I Hardware Design
  • System Level Simulation of Autonomic SoCs with TAPES
  • Topology-Aware Replica Placement in Fault-Tolerant Embedded Networks
  • Design of Gate Array Circuits Using Evolutionary Algorithms
  • II Pervasive Computing
  • Direct Backtracking: An Advanced Adaptation Algorithm for Pervasive Applications
  • Intelligent Vehicle Handling: Steering and Body Postures While Cornering
  • III Network Processors and Memory Management
  • A Hardware Packet Re-Sequencer Unit for Network Processors
  • Self-aware Memory: Managing Distributed Memory in an Autonomous Multi-master Environment
  • IV Reconfigurable Hardware
  • Dynamic Reconfiguration of FlexRay Schedules for Response Time Reduction in Asynchronous Fault-Tolerant Networks
  • Synthesis of Multi-dimensional High-Speed FIFOs for Out-of-Order Communication
  • A Novel Routing Architecture for Field-Programmable Gate-Arrays
  • V Real-Time Architectures
  • A Predictable Simultaneous Multithreading Scheme for Hard Real-Time
  • Soft Real-Time Scheduling on SMT Processors with Explicit Resource Allocation
  • A Hardware/Software Codesign of a Co-processor for Real-Time Hyperelliptic Curve Cryptography on a Spartan3 FPGA
  • VI Organic Computing
  • A Reference Architecture for Self-organizing Service-Oriented Computing
  • Towards Self-organising Smart Camera Systems
  • Using Organic Computing to Control Bunching Effects
  • VII Computer Architecture
  • A Generic Network Interface Architecture for a Networked Processor Array (NePA)
  • Constructing Optimal XOR-Functions to Minimize Cache Conflict Misses
  • Potentials of Branch Predictors: From Entropy Viewpoints.

Similar Items