Transactions on High-Performance Embedded Architectures and Compilers II edited by Per Stenström, David Whalley.

Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on...

Full description

Saved in:
Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Stenström, Per (Editor), Whalley, David (Editor)
Format: eBook
Language:English
Published: Berlin, Heidelberg : Springer Berlin Heidelberg : Imprint: Springer, 2009.
Edition:1st ed. 2009.
Series:Transactions on High-Performance Embedded Architectures and Compilers, 5470
Springer eBook Collection.
Subjects:
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.

MARC

LEADER 00000nam a22000005i 4500
001 b3291618
003 MWH
005 20191024042830.0
007 cr nn 008mamaa
008 100301s2009 gw | s |||| 0|eng d
020 |a 9783642009044 
024 7 |a 10.1007/978-3-642-00904-4  |2 doi 
035 |a (DE-He213)978-3-642-00904-4 
050 4 |a E-Book 
072 7 |a UM  |2 bicssc 
072 7 |a COM051000  |2 bisacsh 
072 7 |a UM  |2 thema 
245 1 0 |a Transactions on High-Performance Embedded Architectures and Compilers II  |h [electronic resource] /  |c edited by Per Stenström, David Whalley. 
250 |a 1st ed. 2009. 
264 1 |a Berlin, Heidelberg :  |b Springer Berlin Heidelberg :  |b Imprint: Springer,  |c 2009. 
300 |a XIV, 327 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Transactions on High-Performance Embedded Architectures and Compilers,  |x 1864-306X ;  |v 5470 
490 1 |a Springer eBook Collection 
505 0 |a Special Section on High-Performance Embedded Architectures and Compilers -- Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches -- Compiler-Assisted Memory Encryption for Embedded Processors -- Branch Predictor Warmup for Sampled Simulation through Branch History Matching -- Data Cache Techniques to Save Power and Deliver High Performance in Embedded Systems -- Combining Edge Vector and Event Counter for Time-Dependent Power Behavior Characterization -- Regular Papers -- Accurate Instruction Pre-scheduling in Dynamically Scheduled Processors -- Fetch Gating Control through Speculative Instruction Window Weighting -- Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers -- Linux Kernel Compaction through Cold Code Swapping -- Complexity Effective Bypass Networks -- A Context-Parameterized Model for Static Analysis of Execution Times -- Reexecution and Selective Reuse in Checkpoint Processors -- Compiler Support for Code Size Reduction Using a Queue-Based Processor -- Power-Aware Bus Coscheduling for Periodic Realtime Applications Running on Multiprocessor SoC -- Performance Characterization for the Implementation of Content Addressable Memories Based on Parallel Hashing Memories. 
520 |a Transactions on HiPEAC aims at the timely dissemination of research contributions in computer architecture and compilation methods for high-performance embedded computer systems. Recognizing the convergence of embedded and general-purpose computer systems, this journal publishes original research on systems targeted at specific computing tasks as well as systems with broad application bases. The scope of the journal therefore covers all aspects of computer architecture, code generation and compiler optimization methods of interest to researchers and practitioners designing future embedded systems. This second issue contains 15 papers carefully reviewed and selected out of 31 submissions and is divided into two sections. The first section contains extended versions of the top five papers from the 2nd International Conference on High-Performance Embedded Architectures and Compilers (HiPEAC 2007) held in Ghent, Belgium, in January 2007. The second section consists of ten papers covering topics such as microarchitecture, memory systems, code generation, and performance modeling. 
590 |a Loaded electronically. 
590 |a Electronic access restricted to members of the Holy Cross Community. 
650 0 |a Computer programming. 
650 0 |a Computer communication systems. 
650 0 |a Architecture, Computer. 
650 0 |a Arithmetic and logic units, Computer. 
650 0 |a Microprocessors. 
650 0 |a Input-output equipment (Computers). 
690 |a Electronic resources (E-books) 
700 1 |a Stenström, Per.  |e editor.  |0 (orcid)0000-0002-7441-8245  |1 https://orcid.org/0000-0002-7441-8245  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Whalley, David.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
830 0 |a Transactions on High-Performance Embedded Architectures and Compilers,  |x 1864-306X ;  |v 5470 
830 0 |a Springer eBook Collection. 
856 4 0 |u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-3-642-00904-4  |3 Click to view e-book  |t 0 
907 |a .b32916188  |b 04-18-22  |c 02-26-20 
998 |a he  |b 02-26-20  |c m  |d @   |e -  |f eng  |g gw   |h 0  |i 1 
912 |a ZDB-2-SCS 
912 |a ZDB-2-LNC 
950 |a Computer Science (Springer-11645) 
902 |a springer purchased ebooks 
903 |a SEB-COLL 
945 |f  - -   |g 1  |h 0  |j  - -   |k  - -   |l he   |o -  |p $0.00  |q -  |r -  |s b   |t 38  |u 0  |v 0  |w 0  |x 0  |y .i22047803  |z 02-26-20 
999 f f |i d831119b-b63d-53b8-821d-b66c85d305ed  |s 49482771-98fc-5a36-ad83-c3f4825a9197  |t 0 
952 f f |p Online  |a College of the Holy Cross  |b Main Campus  |c E-Resources  |d Online  |t 0  |e E-Book  |h Library of Congress classification  |i Elec File