|
|
|
|
LEADER |
00000nam a22000005i 4500 |
001 |
b3299519 |
003 |
MWH |
005 |
20191025002444.0 |
007 |
cr nn 008mamaa |
008 |
100301s2007 gw | s |||| 0|eng d |
020 |
|
|
|a 9783540755968
|
024 |
7 |
|
|a 10.1007/978-3-540-75596-8
|2 doi
|
035 |
|
|
|a (DE-He213)978-3-540-75596-8
|
050 |
|
4 |
|a E-Book
|
072 |
|
7 |
|a UGC
|2 bicssc
|
072 |
|
7 |
|a COM007000
|2 bisacsh
|
072 |
|
7 |
|a UGC
|2 thema
|
245 |
1 |
0 |
|a Automated Technology for Verification and Analysis
|h [electronic resource] :
|b 5th International Symposium, ATVA 2007 Tokyo, Japan, October 22-25, 2007 Proceedings /
|c edited by Kedar Namjoshi, Tomohiro Yoneda, Teruo Higashino, Yoshio Okamura.
|
250 |
|
|
|a 1st ed. 2007.
|
264 |
|
1 |
|a Berlin, Heidelberg :
|b Springer Berlin Heidelberg :
|b Imprint: Springer,
|c 2007.
|
300 |
|
|
|a XIV, 570 p.
|b online resource.
|
336 |
|
|
|a text
|b txt
|2 rdacontent
|
337 |
|
|
|a computer
|b c
|2 rdamedia
|
338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
347 |
|
|
|a text file
|b PDF
|2 rda
|
490 |
1 |
|
|a Programming and Software Engineering ;
|v 4762
|
490 |
1 |
|
|a Springer eBook Collection
|
505 |
0 |
|
|a Invited Talks -- Policies and Proofs for Code Auditing -- Recent Trend in Industry and Expectation to DA Research -- Toward Property-Driven Abstraction for Heap Manipulating Programs -- Branching vs. Linear Time: Semantical Perspective -- Regular Papers -- Mind the Shapes: Abstraction Refinement Via Topology Invariants -- Complete SAT-Based Model Checking for Context-Free Processes -- Bounded Model Checking of Analog and Mixed-Signal Circuits Using an SMT Solver -- Model Checking Contracts – A Case Study -- On the Efficient Computation of the Minimal Coverability Set for Petri Nets -- Analog/Mixed-Signal Circuit Verification Using Models Generated from Simulation Traces -- Automatic Merge-Point Detection for Sequential Equivalence Checking of System-Level and RTL Descriptions -- Proving Termination of Tree Manipulating Programs -- Symbolic Fault Tree Analysis for Reactive Systems -- Computing Game Values for Crash Games -- Timed Control with Observation Based and Stuttering Invariant Strategies -- Deciding Simulations on Probabilistic Automata -- Mechanizing the Powerset Construction for Restricted Classes of ?-Automata -- Verifying Heap-Manipulating Programs in an SMT Framework -- A Generic Constructive Solution for Concurrent Games with Expressive Constraints on Strategies -- Distributed Synthesis for Alternating-Time Logics -- Timeout and Calendar Based Finite State Modeling and Verification of Real-Time Systems -- Efficient Approximate Verification of Promela Models Via Symmetry Markers -- Latticed Simulation Relations and Games -- Providing Evidence of Likely Being on Time: Counterexample Generation for CTMC Model Checking -- Assertion-Based Proof Checking of Chang-Roberts Leader Election in PVS -- Continuous Petri Nets: Expressive Power and Decidability Issues -- Quantifying the Discord: Order Discrepancies in Message Sequence Charts -- A Formal Methodology to Test Complex Heterogeneous Systems -- A New Approach to Bounded Model Checking for Branching Time Logics -- Exact State Set Representations in the Verification of Linear Hybrid Systems with Large Discrete State Space -- A Compositional Semantics for Dynamic Fault Trees in Terms of Interactive Markov Chains -- 3-Valued Circuit SAT for STE with Automatic Refinement -- Bounded Synthesis -- Short Papers -- Formal Modeling and Verification of High-Availability Protocol for Network Security Appliances -- A Brief Introduction to -- On-the-Fly Model Checking of Fair Non-repudiation Protocols -- Model Checking Bounded Prioritized Time Petri Nets -- Using Patterns and Composite Propositions to Automate the Generation of LTL Specifications -- Pruning State Spaces with Extended Beam Search -- Using Counterexample Analysis to Minimize the Number of Predicates for Predicate Abstraction.
|
590 |
|
|
|a Loaded electronically.
|
590 |
|
|
|a Electronic access restricted to members of the Holy Cross Community.
|
650 |
|
0 |
|a Computer-aided engineering.
|
650 |
|
0 |
|a Computer logic.
|
650 |
|
0 |
|a Computers.
|
650 |
|
0 |
|a Computer communication systems.
|
650 |
|
0 |
|a Special purpose computers.
|
650 |
|
0 |
|a Software engineering.
|
690 |
|
|
|a Electronic resources (E-books)
|
700 |
1 |
|
|a Namjoshi, Kedar.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Yoneda, Tomohiro.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Higashino, Teruo.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
700 |
1 |
|
|a Okamura, Yoshio.
|e editor.
|4 edt
|4 http://id.loc.gov/vocabulary/relators/edt
|
710 |
2 |
|
|a SpringerLink (Online service)
|
773 |
0 |
|
|t Springer eBooks
|
830 |
|
0 |
|a Programming and Software Engineering ;
|v 4762
|
830 |
|
0 |
|a Springer eBook Collection.
|
856 |
4 |
0 |
|u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-3-540-75596-8
|3 Click to view e-book
|t 0
|
907 |
|
|
|a .b32995192
|b 04-18-22
|c 02-26-20
|
998 |
|
|
|a he
|b 02-26-20
|c m
|d @
|e -
|f eng
|g gw
|h 0
|i 1
|
912 |
|
|
|a ZDB-2-SCS
|
912 |
|
|
|a ZDB-2-LNC
|
950 |
|
|
|a Computer Science (Springer-11645)
|
902 |
|
|
|a springer purchased ebooks
|
903 |
|
|
|a SEB-COLL
|
945 |
|
|
|f - -
|g 1
|h 0
|j - -
|k - -
|l he
|o -
|p $0.00
|q -
|r -
|s b
|t 38
|u 0
|v 0
|w 0
|x 0
|y .i22126818
|z 02-26-20
|
999 |
f |
f |
|i 71aee4fe-3a01-5d11-bcc2-a0f7b7f39352
|s de5c9e62-40df-5a96-8499-8613a472df17
|t 0
|
952 |
f |
f |
|p Online
|a College of the Holy Cross
|b Main Campus
|c E-Resources
|d Online
|t 0
|e E-Book
|h Library of Congress classification
|i Elec File
|