Standardized Functional Verification

Standardized Functional Verification by Alan Wiemann.

Standardized Functional Verification describes the science of functional verification that applies to any digital hardware system. With a precise and comprehensive terminology this book describes a thorough technical framework for achieving superior results with greater efficiency. It also defines a...

Full description

Saved in:

Bibliographic Details
Main Author:	Wiemann, Alan (Author)
Corporate Author:	SpringerLink (Online service)
Format:	eBook
Language:	English
Published:	New York, NY : Springer US : Imprint: Springer, 2008.
Edition:	1st ed. 2008.
Series:	Springer eBook Collection.
Subjects:	Electronic circuits. Computer-aided engineering. Electrical engineering. Electronics. Microelectronics. Electronic resources (E-books)
Online Access:	Click to view e-book
Holy Cross Note:	Loaded electronically. Electronic access restricted to members of the Holy Cross Community.

Similar Items

SystemVerilog for Verification A Guide to Learning the Testbench Language Features
by: Spear, Chris
Published: (2008)

Verification Methodology Manual for SystemVerilog
by: Bergeron, Janick, et al.
Published: (2006)

Taxonomies for the Development and Verification of Digital Systems
Published: (2005)

Effective Functional Verification Principles and Processes
by: Vasudevan, Srivatsa
Published: (2006)

A Roadmap for Formal Property Verification
by: Dasgupta, Pallab
Published: (2006)

Functional Verification Coverage Measurement and Analysis
by: Piziali, Andrew
Published: (2008)

Constraint-Based Verification
by: Yuan, Jun, et al.
Published: (2006)

Verification Plans The Five-Day Verification Strategy for Modern Hardware Verification Languages
by: James, Peet
Published: (2004)

Logic Synthesis and Verification
Published: (2002)

Interconnect Technology and Design for Gigascale Integration
Published: (2003)

On-Line Testing for VLSI
Published: (1998)

The Verilog® Hardware Description Language
by: Thomas, Donald, et al.
Published: (2002)

Substrate Noise Coupling in Mixed-Signal ASICs
Published: (2003)

The Boundary — Scan Handbook
Published: (2003)

The In-System Configuration Handbook: A Designer’s Guide to ISC
by: Jacobson, Neil G.
Published: (2004)

Ultra Low-Power Electronics and Design
Published: (2004)

Timing Optimization Through Clock Skew Scheduling
by: Kourtev, Ivan S., et al.
Published: (2009)

Reuse-Based Methodologies and Tools in the Design of Analog and Mixed-Signal Integrated Circuits
by: Castro López, Rafael, et al.
Published: (2006)

The Core Test Wrapper Handbook Rationale and Application of IEEE Std. 1500™
by: da Silva, Francisco, et al.
Published: (2006)

Low Power Design in Deep Submicron Electronics
Published: (1997)

Timing Analysis and Optimization of Sequential Circuits
by: Maheshwari, Naresh, et al.
Published: (1999)

Sequential Logic Testing and Verification
by: Ghosh, Abhijit, et al.
Published: (1992)

Computer-Aided Verification A Special Issue of Formal Methods In System Design on Computer-Aided Verification
Published: (1993)

Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits
by: Bushnell, M., et al.
Published: (2002)

The e Hardware Verification Language
by: Iman, Sasan, et al.
Published: (2004)

Advanced Verification Techniques A SystemC Based Approach for Successful Tapeout
by: Singh, Leena, et al.
Published: (2004)

Nanometer Technology Designs High-Quality Delay Tests
by: Ahmed, Nisar
Published: (2008)

Low-Power High-Level Synthesis for Nanoscale CMOS Circuits
by: Mohanty, Saraju P., et al.
Published: (2008)

CMOS Current-Mode Circuits for Data Communications
by: Yuan, Fei
Published: (2007)

Digital Systems Design and Prototyping Using Field Programmable Logic and Hardware Description Languages
by: Salcic, Zoran, et al.
Published: (2000)

Reuse Techniques for VLSI Design
Published: (1999)

Closing the Power Gap between ASIC & Custom Tools and Techniques for Low Power Design
by: Chinnery, David, et al.
Published: (2007)

Digital Timing Macromodeling for VLSI Design Verification
by: Kong, Jeong-Taek, et al.
Published: (1995)

SAT-Based Scalable Formal Verification Solutions
by: Ganai, Malay, et al.
Published: (2007)

Writing Testbenches: Functional Verification of HDL Models
by: Bergeron, Janick
Published: (2003)

SystemVerilog for Verification A Guide to Learning the Testbench Language Features
by: Spear, Chris
Published: (2006)

SystemVerilog for Verification A Guide to Learning the Testbench Language Features
by: Spear, Chris, et al.
Published: (2012)

Power Distribution Networks with On-Chip Decoupling Capacitors
by: Popovich, Mikhail, et al.
Published: (2008)

Advances in Design and Specification Languages for SoCs Selected Contributions from FDL'04
Published: (2005)

Power Estimation and Optimization Methodologies for VLIW-based Embedded Systems
by: Zaccaria, Vittorio, et al.
Published: (2003)