Turbo Decoder Architecture for Beyond-4G Applications by Cheng-Chi Wong, Hsie-Chia Chang.

This book describes the most recent techniques for turbo decoder implementation, especially for 4G and beyond 4G applications.  The authors reveal techniques for the design of high-throughput decoders for future telecommunication systems, enabling designers to reduce hardware cost and shorten proces...

Full description

Saved in:
Bibliographic Details
Main Authors: Wong, Cheng-Chi (Author), Chang, Hsie-Chia (Author)
Corporate Author: SpringerLink (Online service)
Format: eBook
Language:English
Published: New York, NY : Springer New York : Imprint: Springer, 2014.
Edition:1st ed. 2014.
Series:Springer eBook Collection.
Subjects:
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.

MARC

LEADER 00000nam a22000005i 4500
001 b3316721
003 MWH
005 20191024021356.0
007 cr nn 008mamaa
008 131001s2014 xxu| s |||| 0|eng d
020 |a 9781461483106 
024 7 |a 10.1007/978-1-4614-8310-6  |2 doi 
035 |a (DE-He213)978-1-4614-8310-6 
050 4 |a E-Book 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
100 1 |a Wong, Cheng-Chi.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Turbo Decoder Architecture for Beyond-4G Applications  |h [electronic resource] /  |c by Cheng-Chi Wong, Hsie-Chia Chang. 
250 |a 1st ed. 2014. 
264 1 |a New York, NY :  |b Springer New York :  |b Imprint: Springer,  |c 2014. 
300 |a VIII, 100 p. 36 illus., 3 illus. in color.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Springer eBook Collection 
505 0 |a Introduction -- Conventional Architecture of Turbo Decoder -- Turbo Decoder with Parallel Processing -- Low-Complexity Solution for Highly Parallel Architecture -- High Efficiency Solution for Highly Parallel Architecture. 
520 |a This book describes the most recent techniques for turbo decoder implementation, especially for 4G and beyond 4G applications.  The authors reveal techniques for the design of high-throughput decoders for future telecommunication systems, enabling designers to reduce hardware cost and shorten processing time.  Coverage includes an explanation of VLSI implementation of the turbo decoder, from basic functional units to advanced parallel architecture. Several state-of-the-art techniques that improve complexity and/or throughput are introduced.  The authors discuss both hardware architecture techniques and experimental results, showing the variations in area/throughput/performance with respect to several techniques. This book also illustrates turbo decoders for 3GPP-LTE/LTE-A and IEEE 802.16e/m standards, which provide a low-complexity but high-flexibility circuit structure to support these standards and enables designs that reconfigure block size and parallelism.  Case studies include the discussions of both throughput and performance of each mode (block size/parallelism/iteration).  This book not only highlights the critical design issues that restrict the speedup of parallel architecture, but it also provides the solutions to overcome these limitations by modifying slightly the turbo codec of modern standards.     ·         Offers readers a complete introduction to practical turbo decoder design; ·         Describes different design methodologies and explains the trade-offs between performance improvement and overhead; ·         Explains modern techniques for state-of-the-art designs; ·         Includes simulation and implementation results with respect to various decoder circuit designs; ·         Reveals novel approaches to higher operating efficiency of turbo decoders for beyond 4G applications. 
590 |a Loaded electronically. 
590 |a Electronic access restricted to members of the Holy Cross Community. 
650 0 |a Electronic circuits. 
650 0 |a Electrical engineering. 
650 0 |a Microprocessors. 
690 |a Electronic resources (E-books) 
700 1 |a Chang, Hsie-Chia.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
830 0 |a Springer eBook Collection. 
856 4 0 |u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-1-4614-8310-6  |3 Click to view e-book  |t 0 
907 |a .b33167217  |b 04-18-22  |c 02-26-20 
998 |a he  |b 02-26-20  |c m  |d @   |e -  |f eng  |g xxu  |h 0  |i 1 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647) 
902 |a springer purchased ebooks 
903 |a SEB-COLL 
945 |f  - -   |g 1  |h 0  |j  - -   |k  - -   |l he   |o -  |p $0.00  |q -  |r -  |s b   |t 38  |u 0  |v 0  |w 0  |x 0  |y .i22298836  |z 02-26-20 
999 f f |i 777d5fcc-a52e-5f27-a313-6261d883ff60  |s 1e876ab5-40d6-5bde-ad14-128da7e9e4b2  |t 0 
952 f f |p Online  |a College of the Holy Cross  |b Main Campus  |c E-Resources  |d Online  |t 0  |e E-Book  |h Library of Congress classification  |i Elec File