|
|
|
|
| LEADER |
00000nam a22000005i 4500 |
| 001 |
b3317802 |
| 003 |
MWH |
| 005 |
20191025151220.0 |
| 007 |
cr nn 008mamaa |
| 008 |
171025s2018 gw | s |||| 0|eng d |
| 020 |
|
|
|a 9783319681610
|
| 024 |
7 |
|
|a 10.1007/978-3-319-68161-0
|2 doi
|
| 035 |
|
|
|a (DE-He213)978-3-319-68161-0
|
| 050 |
|
4 |
|a E-Book
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 072 |
|
7 |
|a TJFC
|2 thema
|
| 100 |
1 |
|
|a Waidyasooriya, Hasitha Muthumala.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 245 |
1 |
0 |
|a Design of FPGA-Based Computing Systems with OpenCL
|h [electronic resource] /
|c by Hasitha Muthumala Waidyasooriya, Masanori Hariyama, Kunio Uchiyama.
|
| 250 |
|
|
|a 1st ed. 2018.
|
| 264 |
|
1 |
|a Cham :
|b Springer International Publishing :
|b Imprint: Springer,
|c 2018.
|
| 300 |
|
|
|a IX, 126 p. 84 illus., 13 illus. in color.
|b online resource.
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|b PDF
|2 rda
|
| 490 |
1 |
|
|a Springer eBook Collection
|
| 505 |
0 |
|
|a Background.- Introduction to OpenCL for FPGA -- FPGA Accelerator Design Using OpenCL -- FPGA-Oriented Parallel Programming -- Exploiting the Memory Hierarchy -- Design Examples -- Index.
|
| 520 |
|
|
|a This book provides wide knowledge about designing FPGA-based heterogeneous computing systems, using a high-level design environment based on OpenCL (Open Computing language), which is called OpenCL for FPGA. The OpenCL-based design methodology will be the key technology to exploit the potential of FPGAs in various applications such as low-power embedded applications and high-performance computing. By understanding the OpenCL-based design methodology, readers can design an entire FPGA-based computing system more easily compared to the conventional HDL-based design, because OpenCL for FPGA takes care of computation on a host, data transfer between a host and an FPGA, computation on an FPGA with a capable of accessing external DDR memories. In the step-by-step way, readers can understand followings: how to set up the design environment how to write better codes systematically considering architectural constraints how to design practical applications Provides readers with an overview and practical examples of OpenCL-based design methodologies for FPGA-based computing systems; Helps software engineers to understand systematically patterns of parallel processing and implement such patterns using OpenCL for FPGAs; Includes a variety of design examples of embedded applications such as image processing, and high-performance computing.
|
| 590 |
|
|
|a Loaded electronically.
|
| 590 |
|
|
|a Electronic access restricted to members of the Holy Cross Community.
|
| 650 |
|
0 |
|a Electronic circuits.
|
| 650 |
|
0 |
|a Microprocessors.
|
| 650 |
|
0 |
|a Logic design.
|
| 690 |
|
|
|a Electronic resources (E-books)
|
| 700 |
1 |
|
|a Hariyama, Masanori.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 700 |
1 |
|
|a Uchiyama, Kunio.
|e author.
|4 aut
|4 http://id.loc.gov/vocabulary/relators/aut
|
| 710 |
2 |
|
|a SpringerLink (Online service)
|
| 773 |
0 |
|
|t Springer eBooks
|
| 830 |
|
0 |
|a Springer eBook Collection.
|
| 856 |
4 |
0 |
|u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-3-319-68161-0
|3 Click to view e-book
|t 0
|
| 907 |
|
|
|a .b33178021
|b 04-18-22
|c 02-26-20
|
| 998 |
|
|
|a he
|b 02-26-20
|c m
|d @
|e -
|f eng
|g gw
|h 0
|i 1
|
| 912 |
|
|
|a ZDB-2-ENG
|
| 950 |
|
|
|a Engineering (Springer-11647)
|
| 902 |
|
|
|a springer purchased ebooks
|
| 903 |
|
|
|a SEB-COLL
|
| 945 |
|
|
|f - -
|g 1
|h 0
|j - -
|k - -
|l he
|o -
|p $0.00
|q -
|r -
|s b
|t 38
|u 0
|v 0
|w 0
|x 0
|y .i22309640
|z 02-26-20
|
| 999 |
f |
f |
|i 74ff96f6-3c45-5890-8250-2acc1e827b95
|s 557aa0f8-1f7c-5e0f-844b-0d742f0e01c3
|t 0
|
| 952 |
f |
f |
|p Online
|a College of the Holy Cross
|b Main Campus
|c E-Resources
|d Online
|t 0
|e E-Book
|h Library of Congress classification
|i Elec File
|