DataFlow supercomputing essentials : research, development and education / Veljko Milutinovic [and others].

This informative text/reference highlights the potential of DataFlow computing in research requiring high speeds, low power requirements, and high precision, while also benefiting from a reduction in the size of the equipment. The cutting-edge research and implementation case studies provided in thi...

Full description

Saved in:
Bibliographic Details
Other Authors: Milutinović, Veljko
Format: eBook
Language:English
Published: Cham : Springer, 2017.
Series:Computer communications and networks.
Subjects:
Online Access:Click for online access

MARC

LEADER 00000cam a2200000Mi 4500
001 on1008972429
003 OCoLC
005 20240909213021.0
006 m o d
007 cr |n|||||||||
008 171102s2017 sz ob 001 0 eng d
040 |a YDX  |b eng  |e rda  |e pn  |c YDX  |d GW5XE  |d EBLCP  |d N$T  |d AZU  |d NOC  |d OCLCF  |d UPM  |d COO  |d OCLCQ  |d IOG  |d UAB  |d MERER  |d OCLCQ  |d U3W  |d CAUOI  |d OCLCQ  |d KSU  |d VT2  |d AU@  |d ESU  |d WYU  |d OCLCQ  |d LVT  |d UKMGB  |d CEF  |d UKAHL  |d OCLCQ  |d ERF  |d OCLCQ  |d SRU  |d OCLCO  |d OCLCQ  |d OCLCO  |d OCLCL  |d SXB 
015 |a GBB8N8336  |2 bnb 
016 7 |a 019168757  |2 Uk 
019 |a 1013519204  |a 1013898782  |a 1032268540  |a 1048180901  |a 1058652542  |a 1066498732  |a 1066632717  |a 1088978084  |a 1097133744 
020 |a 9783319661285  |q (electronic bk.) 
020 |a 3319661280  |q (electronic bk.) 
020 |z 9783319661278 
020 |z 3319661272 
024 7 |a 10.1007/978-3-319-66128-5  |2 doi 
035 |a (OCoLC)1008972429  |z (OCoLC)1013519204  |z (OCoLC)1013898782  |z (OCoLC)1032268540  |z (OCoLC)1048180901  |z (OCoLC)1058652542  |z (OCoLC)1066498732  |z (OCoLC)1066632717  |z (OCoLC)1088978084  |z (OCoLC)1097133744 
037 |a com.springer.onix.9783319661285  |b Springer Nature 
050 4 |a QA76.5 
072 7 |a COM  |x 013000  |2 bisacsh 
072 7 |a COM  |x 014000  |2 bisacsh 
072 7 |a COM  |x 018000  |2 bisacsh 
072 7 |a COM  |x 067000  |2 bisacsh 
072 7 |a COM  |x 032000  |2 bisacsh 
072 7 |a COM  |x 037000  |2 bisacsh 
072 7 |a COM  |x 052000  |2 bisacsh 
072 7 |a UL  |2 bicssc 
072 7 |a UL  |2 thema 
049 |a HCDD 
245 0 0 |a DataFlow supercomputing essentials :  |b research, development and education /  |c Veljko Milutinovic [and others]. 
264 1 |a Cham :  |b Springer,  |c 2017. 
300 |a 1 online resource 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Computer communications and networks 
504 |a Includes bibliographical references and index. 
588 0 |a Print version record. 
505 0 |a Preface; Dataflow Taxonomy; Maxeler; Research Issues; Application Issues; Conclusion; Contents; Part I Research; 1 Maxeler AppGallery Revisited; 1.1 Introduction; 1.2 Maxeler AppGallery; 1.2.1 Data Analytics Category; 1.2.1.1 Sequential Monte Carlo; 1.2.1.2 Real-Time VaR Monitoring; 1.2.1.3 Boosted Decision Tree Classifier; 1.2.1.4 Heston Option Pricer; 1.2.2 Engineering Category; 1.2.2.1 Motion Estimation; 1.2.2.2 Real-time 4k Ultra HD Video; 1.2.2.3 Gzip Compression. 
505 8 |a 1.2.3 Low Latency Transaction Processing Category1.2.3.1 HFTDemo; 1.2.4 Networking Category; 1.2.4.1 High-Speed Packet Capture; 1.2.4.2 Packet Pusher; 1.2.4.3 Low-Latency HTTP Web Server; 1.2.5 Science Category; 1.2.5.1 Reverse Time Migration; 1.2.5.2 Network Sorting; 1.2.5.3 Localization Microscopy; 1.2.6 Security Category; 1.2.6.1 Fully Homomorphic Encryption; References; 2 Discrepancy Reduction Between the Topology of Dataflow Graph and the Topology of FPGA Structure; 2.1 Introduction; 2.2 Dataflow Graph. 
505 8 |a 2.3 Getting to Accelerated Application: Maxeler Way2.4 Simulation Debugging; 2.4.1 Simulation Watches; 2.4.2 Simulation printf; 2.5 Hardware Debugging; 2.5.1 DFE printf; 2.6 Advanced Debugging; 2.6.1 Introduction; 2.6.2 Kernel Halted on Input; 2.6.3 Kernel Halted on Output; 2.6.4 Stream Status Blocks; 2.6.5 Deadlock; 2.6.5.1 Deadlock Due To: Kernel Has Scheduled an Input Before an Output; 2.6.5.2 Deadlock Due to: FIFO Ends Up Full; 2.7 Effects of Inconsistency Between Simulation and Hardware; 2.7.1 Uninitialized Elements. 
505 8 |a 2.7.2 Race Condition2.8 Embedded DFE Optimizations; 2.8.1 Kernel Optimizations; 2.8.1.1 Holistic Optimization; 2.8.1.2 Push-Pop Optimizations; 2.8.1.3 Placement Constraints; 2.8.1.4 Input Registering; 2.8.1.5 Per-Stream Optimizations; 2.8.2 Manager Optimizations; 2.8.2.1 LMem Clock Frequency; 2.8.2.2 Stream Clock Frequency; 2.9 Global DFE Optimization Practices: Getting Maximum Performance; 2.9.1 Introduction; 2.9.2 Dataflow Computing Strategy; 2.9.3 Fitting Procedure; 2.9.3.1 Techniques to Fit Designs Onto DFE. 
505 8 |a 2.9.4 How to Make it Fit?2.9.4.1 Stage 1: DFE Logic Utilization>100%: Macro-optimization; 2.9.4.2 Stage 2: DFE Logic Utilization>80% and <100%, Micro-optimizations; 2.9.4.3 Stage 3: DFE Logic Utilization <80%, Frequency Optimization; 2.9.5 Optimizing Memory Bound Applications: Data Size; 2.9.5.1 Differences in Memory Controllers of Different Cards; 2.9.5.2 Data-Specific Compression; 2.9.5.3 Data Encoding; 2.9.5.4 Reorganization of the Order of Computations; 2.9.6 Optimizing Compute Performance: Clock Frequency. 
520 |a This informative text/reference highlights the potential of DataFlow computing in research requiring high speeds, low power requirements, and high precision, while also benefiting from a reduction in the size of the equipment. The cutting-edge research and implementation case studies provided in this book will help the reader to develop their practical understanding of the advantages and unique features of this methodology. This work serves as a companion title to DataFlow Supercomputing Essentials: Algorithms, Applications and Implementations, which reviews the key algorithms in this area, and provides useful examples. Topics and features: Reviews the library of tools, applications, and source code available to support DataFlow programming Discusses the enhancements to DataFlow computing yielded by small hardware changes, different compilation techniques, debugging, and optimizing tools Examines when a DataFlow architecture is best applied, and for which types of calculation Describes how converting applications to a DataFlow representation can result in an acceleration in performance, while reducing the power consumption Explains how to implement a DataFlow application on Maxeler hardware architecture, with links to a video tutorial series available online This enlightening volume will be of great interest to all researchers investigating supercomputing in general, and DataFlow computing in particular. Advanced undergraduate and graduate students involved in courses on Data Mining, Microprocessor Systems, and VLSI Systems, will also find the book to be a helpful reference. 
650 0 |a Supercomputers. 
650 0 |a High performance computing. 
650 7 |a Systems analysis & design.  |2 bicssc 
650 7 |a Computer science.  |2 bicssc 
650 7 |a Databases.  |2 bicssc 
650 7 |a Operating systems.  |2 bicssc 
650 7 |a COMPUTERS  |x Computer Literacy.  |2 bisacsh 
650 7 |a COMPUTERS  |x Computer Science.  |2 bisacsh 
650 7 |a COMPUTERS  |x Data Processing.  |2 bisacsh 
650 7 |a COMPUTERS  |x Hardware  |x General.  |2 bisacsh 
650 7 |a COMPUTERS  |x Information Technology.  |2 bisacsh 
650 7 |a COMPUTERS  |x Machine Theory.  |2 bisacsh 
650 7 |a COMPUTERS  |x Reference.  |2 bisacsh 
650 7 |a High performance computing  |2 fast 
650 7 |a Supercomputers  |2 fast 
700 1 |a Milutinović, Veljko. 
758 |i has work:  |a DataFlow supercomputing essentials (Text)  |1 https://id.oclc.org/worldcat/entity/E39PCGYPfhDMYP9BV97p6gW9H3  |4 https://id.oclc.org/worldcat/ontology/hasWork 
776 0 8 |i Print version:  |z 3319661272  |z 9783319661278  |w (OCoLC)994791101 
830 0 |a Computer communications and networks. 
856 4 0 |u https://ebookcentral.proquest.com/lib/holycrosscollege-ebooks/detail.action?docID=5117941  |y Click for online access 
903 |a EBC-AC 
994 |a 92  |b HCD