|
|
|
|
| LEADER |
00000cam a2200000 i 4500 |
| 001 |
on1286661976 |
| 003 |
OCoLC |
| 005 |
20240909213021.0 |
| 006 |
m o d |
| 007 |
cr |n||||||||| |
| 008 |
211130s2022 si a o 001 0 eng d |
| 040 |
|
|
|a YDX
|b eng
|e rda
|e pn
|c YDX
|d GW5XE
|d EBLCP
|d OCLCF
|d OCLCO
|d DCT
|d DKU
|d OCLCQ
|d OCLCO
|d OCLCQ
|d N$T
|d AUD
|d OCLCQ
|d OCLCO
|d OCLCQ
|d OCLCL
|
| 019 |
|
|
|a 1286710302
|a 1286790247
|a 1287136999
|a 1294365021
|a 1296665748
|
| 020 |
|
|
|a 9789811661204
|q (electronic bk.)
|
| 020 |
|
|
|a 9811661200
|q (electronic bk.)
|
| 020 |
|
|
|z 9789811661198
|
| 020 |
|
|
|z 9811661197
|
| 024 |
7 |
|
|a 10.1007/978-981-16-6120-4
|2 doi
|
| 035 |
|
|
|a (OCoLC)1286661976
|z (OCoLC)1286710302
|z (OCoLC)1286790247
|z (OCoLC)1287136999
|z (OCoLC)1294365021
|z (OCoLC)1296665748
|
| 037 |
|
|
|b Springer
|
| 050 |
|
4 |
|a TK7871.99.M44
|b R43 2022
|
| 072 |
|
7 |
|a TJFC
|2 bicssc
|
| 072 |
|
7 |
|a TEC008010
|2 bisacsh
|
| 072 |
|
7 |
|a TJFC
|2 thema
|
| 049 |
|
|
|a HCDD
|
| 245 |
0 |
0 |
|a Recent advances in PMOS negative bias temperature instability :
|b characterization and modeling of device architecture, material and process impact /
|c Souvik Mahapatra, editor.
|
| 264 |
|
1 |
|a Singapore :
|b Springer,
|c [2022]
|
| 264 |
|
4 |
|c ©2022
|
| 300 |
|
|
|a 1 online resource :
|b illustrations (chiefly color)
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 347 |
|
|
|a text file
|
| 347 |
|
|
|b PDF
|
| 500 |
|
|
|a Includes index.
|
| 520 |
|
|
|a This book covers advances in Negative Bias Temperature Instability (NBTI) and will prove useful to researchers and professionals in the semiconductor devices areas. NBTI continues to remain as an important reliability issue for CMOS transistors and circuits. Development of NBTI resilient technology relies on utilizing suitable stress conditions, artifact free measurements and accurate physics-based models for the reliable determination of degradation at end-of-life, as well as understanding the process, material and device architectural impacts. This book discusses: Ultra-fast measurements and modelling of parametric drift due to NBTI in different transistor architectures: planar bulk and FDSOI p-MOSFETs, p-FinFETs and GAA-SNS p-FETs, with Silicon and Silicon Germanium channels. BTI Analysis Tool (BAT), a comprehensive physics-based framework, to model the measured time kinetics of parametric drift during and after DC and AC stress, at different stress and recovery biases and temperature, as well as pulse duty cycle and frequency. The Reaction Diffusion (RD) model is used for generated interface traps, Transient Trap Occupancy Model (TTOM) for charge occupancy of the generated interface traps and their contribution, Activated Barrier Double Well Thermionic (ABDWT) model for hole trapping in pre-existing bulk gate insulator traps, and Reaction Diffusion Drift (RDD) model for bulk trap generation in the BAT framework; NBTI parametric drift is due to uncorrelated contributions from the trap generation (interface, bulk) and trapping processes. Analysis and modelling of Nitrogen incorporation into the gate insulator, Germanium incorporation into the channel, and mechanical stress effects due to changes in the transistor layout or device dimensions; similarities and differences of (100) surface dominated planar and GAA MOSFETs and (110) sidewall dominated FinFETs are analysed.
|
| 505 |
0 |
|
|a Characterization of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si and SiGe Channel FDSOI MOSFETs -- BTI Analysis Tool (BAT) Model Framework -- BAT Framework Modeling of RMG HKMG SOI FinFETs -- BAT Framework Modeling of RMG HKMG GAA-SNS FETs -- BAT Framework Modeling of RMG HKMG Si and SiGe Channel FinFETs -- BAT Framework Modeling of Gate First HKMG Si Channel MOSFETs -- BAT Framework Modeling of AC NBTI: Stress Mode, Duty Cycle and Frequency -- BAT Framework Modeling of Dimension Scaling in FinFETs and GAA-SNS FETs -- BTI Analysis Tool (BAT) Model Framework-Generation of Interface Traps -- Device Architecture, Material and Process Dependencies of NBTI Parametric Drift -- Physical Mechanism of NBTI Parametric Drift -- BAT Framework Modeling of Gate First HKMG Si-capped SiGe Channel MOSFETs -- BTI Analysis Tool (BAT) Model Framework-Interface Trap Occupancy and Hole Trapping.
|
| 588 |
0 |
|
|a Online resource; title from PDF title page (SpringerLink, viewed December 9, 2021).
|
| 650 |
|
0 |
|a Metal oxide semiconductors, Complementary
|x Effect of temperature on.
|
| 650 |
|
0 |
|a Metal oxide semiconductors, Complementary
|x Reliability.
|
| 650 |
|
7 |
|a Metal oxide semiconductors, Complementary
|x Reliability
|2 fast
|
| 700 |
1 |
|
|a Mahapatra, Souvik,
|e editor.
|
| 758 |
|
|
|i has work:
|a Recent advances in PMOS negative bias temperature instability (Text)
|1 https://id.oclc.org/worldcat/entity/E39PCFw4Bt3Cvtv98RyhHP3jVK
|4 https://id.oclc.org/worldcat/ontology/hasWork
|
| 776 |
0 |
8 |
|i Print version:
|t Recent advances in PMOS negative bias temperature instability.
|d Singapore : Springer, [2022]
|z 9811661197
|z 9789811661198
|w (OCoLC)1263864906
|
| 856 |
4 |
0 |
|u https://holycross.idm.oclc.org/login?auth=cas&url=https://link.springer.com/10.1007/978-981-16-6120-4
|y Click for online access
|
| 903 |
|
|
|a SPRING-ENGINE2022
|
| 994 |
|
|
|a 92
|b HCD
|