|
|
|
|
| LEADER |
00000cam a2200000 a 4500 |
| 001 |
on1341444180 |
| 003 |
OCoLC |
| 005 |
20240623213015.0 |
| 006 |
m o d |
| 007 |
cr un|---aucuu |
| 008 |
220820s2023 sz ob 001 0 eng d |
| 040 |
|
|
|a EBLCP
|b eng
|e pn
|c EBLCP
|d GW5XE
|d YDX
|d OCLCQ
|d OCLCF
|d OCLCQ
|d OCLCO
|
| 019 |
|
|
|a 1341475877
|a 1403851628
|
| 020 |
|
|
|a 9783031049545
|q (electronic bk.)
|
| 020 |
|
|
|a 3031049543
|q (electronic bk.)
|
| 020 |
|
|
|z 9783031049538
|
| 020 |
|
|
|z 3031049535
|
| 024 |
7 |
|
|a 10.1007/978-3-031-04954-5
|2 doi
|
| 035 |
|
|
|a (OCoLC)1341444180
|z (OCoLC)1341475877
|z (OCoLC)1403851628
|
| 050 |
|
4 |
|a TK5102.9
|
| 072 |
|
7 |
|a TJK
|2 bicssc
|
| 072 |
|
7 |
|a TEC041000
|2 bisacsh
|
| 072 |
|
7 |
|a TJK
|2 thema
|
| 049 |
|
|
|a HCDD
|
| 100 |
1 |
|
|a Tran, Thanh T.
|
| 245 |
1 |
0 |
|a High-speed system and analog input/output design /
|c Thanh T. Tran.
|
| 250 |
|
|
|a 2nd ed.
|
| 260 |
|
|
|a Cham :
|b Springer,
|c [2023]
|
| 300 |
|
|
|a 1 online resource (225 pages)
|
| 336 |
|
|
|a text
|b txt
|2 rdacontent
|
| 337 |
|
|
|a computer
|b c
|2 rdamedia
|
| 338 |
|
|
|a online resource
|b cr
|2 rdacarrier
|
| 505 |
0 |
|
|a Intro -- Preface -- Acknowledgments -- Contents -- About the Author -- Chapter 1: Challenges in High-Speed Systems Design -- 1.1 High-Speed Systems Overview -- 1.2 Challenges of Audio System -- 1.3 Challenges in Video System Design -- 1.4 Challenges in Communication System Design -- 1.5 Challenges of Computer System Design -- 1.6 Summary -- References -- Chapter 2: System Design Methodology -- 2.1 System Design Methodology -- 2.2 Pre-layout Analysis -- 2.3 PCB Layout -- 2.3.1 PCB Parasitics Extraction -- 2.4 Spice Simulation of Critical Circuits -- 2.5 Summary -- References
|
| 505 |
8 |
|
|a Chapter 3: AC Versus DC -- 3.1 Alternating Current (AC) and Direct Current (DC) -- 3.2 Avoiding Pitfalls in AC-Coupled and DC-Couple Circuits -- References -- Chapter 4: Analog Filter Design -- 4.1 Anti-Aliasing Filters -- 4.1.1 Passive and Active Filters Characteristics -- 4.1.2 Passive Filter Design -- 4.1.2.1 First-Order Passive Lowpass Filter -- 4.1.2.2 Second-Order Passive Filter Design -- 4.1.3 Active Filter Design -- 4.1.3.1 Operational Amplifier (Op Amp) Fundamentals -- Non-Inverting Amplifier -- Inverting Amplifier -- 4.1.3.2 Biasing Op Amps -- 4.1.3.3 DC and AC-Coupled Op Amp Circuits
|
| 505 |
8 |
|
|a 4.1.3.4 First Order Active Filter Design -- 4.1.3.5 Operational Amplifier (Op Amp) Fundamentals -- Sallen-Key Circuit with Gain = 1 -- Sallen-Key Circuit with Gain = 2 -- Sallen-Key Circuit with Gain = 3 -- 1/Q -- 4.2 Summary -- References -- Chapter 5: Data Converter Overview -- 5.1 CPU/DSP System -- 5.2 Analog-to-Digital Converter (ADC) -- 5.2.1 Sampling -- 5.2.2 Quantization Noise -- 5.2.3 ADC Digital Output Waveforms -- 5.3 Digital-to-Analog Converter (DAC) -- 5.4 Practical Data Converter Design Considerations -- 5.4.1 Resolution and Signal-to-Noise -- 5.4.2 Sampling Frequency
|
| 505 |
8 |
|
|a 5.4.3 Input and Output Voltage Range -- 5.4.4 Differential Nonlinearity (DNL) -- 5.4.5 Integral Nonlinearity (INL) -- 5.5 Summary -- References -- Chapter 6: Transmission Line (TL) Effects -- 6.1 Transmission Line Theory -- 6.2 Parallel Termination Simulations -- 6.3 Practical Considerations of TL -- 6.4 Simulations and Experimental Results of TL -- 6.4.1 TL Without Load or Source Termination -- 6.4.2 TL with Series Source Termination -- 6.5 Ground Grid Effects on TL -- 6.6 Minimizing TL Effects -- References -- Chapter 7: Transmission Line (TL) Effects in Frequency Domain
|
| 505 |
8 |
|
|a 7.1 S-Parameter Fundamentals -- 7.2 Minimizing TL Effects in Frequency Domain -- References -- Chapter 8: Effects of Crosstalk -- 8.1 Current Return Paths -- 8.2 Crosstalk Caused by Radiation -- 8.3 Summary -- References -- Chapter 9: Memory Sub-system Design Considerations -- 9.1 DDR Memory Overview -- 9.1.1 DDR Write Cycle -- 9.1.2 DDR Read Cycle -- 9.2 DDR Memory Signal Integrity -- References -- Chapter 10: USB 3.1 Channel Design -- 10.1 USB 3.1 10 Gbps Channel Design -- 10.2 Layout Considerations of USB 3.1 10 Gbps Channels -- 10.3 USB 3.1 10 Gbps Channel Design -- References
|
| 500 |
|
|
|a Chapter 11: Phase-Locked Loop (PLL)
|
| 520 |
|
|
|a The new edition of this textbook is based on Dr. Thanh T. Trans 10+ years experience teaching high-speed digital and analog design courses at Rice University and 30+ years experience working in high-speed system design, including signal and power integrity in digital signal processing (DSP), computer, and embedded system. The book provides hands-on, practical instruction on high-speed digital and analog design for students and working engineers. The author first presents good high-speed digital and analog design practices that minimize both component and system noise and ensure system design success. He then presents guidelines to be used throughout the design process to reduce noise and radiation and to avoid common pitfalls while improving quality and reliability. The book is filled with tips on design and system simulation that minimize late stage redesign costs and product shipment delays. Hands-on design examples focusing on audio, video, analog filters, DDR memory, and power supplies are featured throughout. In addition, the author provides a practical approach to design multi-gigahertz high-speed serial busses (USB-C, PCIe, HDMI, DP) and simulate printed circuit board insertion and return loss using s-parameter models. Presents a practical hands-on approach to high speed system design, including spice and IBIS and s-parameter simulations; Provides design for low noise and radiation by proper printed circuit board floor planning and stackup, effective power supply decoupling techniques, grounding, and analog/digital system partitioning; Presents designs and simulations of passive and active analog filters required for analog inputs and outputs of a system, including a review of AC-coupled and DC-coupled circuits; Demonstrates the use of multiple computer aided engineering tools (spice, IBIS, and s-parameter) to solve design problems and to do critical timing analysis. Dr. Thanh Tran, a professor in the practice at Rice University and a server platform architect at AMD, earned his BSEE from the University of Illinois at Urbana-Champaign, and M.S. and Ph. D. in Electrical Engineering from the University of Houston. He is an accomplished engineer with extensive hands-on experience in architecting and designing complex systems and currently holds 37 issued patents.
|
| 504 |
|
|
|a Includes bibliographical references and index.
|
| 588 |
0 |
|
|a Online resource; title from PDF title page (SpringerLink, viewed August 24, 2022).
|
| 650 |
|
0 |
|a Very high speed integrated circuits
|x Design and construction.
|
| 650 |
|
0 |
|a Linear integrated circuits
|x Design.
|
| 650 |
|
0 |
|a Very high speed integrated circuits
|x Design.
|
| 650 |
|
7 |
|a Linear integrated circuits
|x Design
|2 fast
|
| 650 |
|
7 |
|a Very high speed integrated circuits
|x Design and construction
|2 fast
|
| 776 |
0 |
8 |
|i Print version:
|a Tran, Thanh T.
|t High-Speed System and Analog Input/Output Design.
|d Cham : Springer International Publishing AG, ©2022
|z 9783031049538
|
| 856 |
4 |
0 |
|u https://holycross.idm.oclc.org/login?auth=cas&url=https://link.springer.com/10.1007/978-3-031-04954-5
|y Click for online access
|
| 903 |
|
|
|a SPRING-ALL2023
|
| 994 |
|
|
|a 92
|b HCD
|