Quick-Turnaround ASIC Design in VHDL Core-Based Behavioral Synthesis / by N. Bouden-Romdhane, Vijay Madisetti, J.W. Hines.
From the Foreword..... Modern digital signal processing applications provide a large challenge to the system designer. Algorithms are becoming increasingly complex, and yet they must be realized with tight performance constraints. Nevertheless, these DSP algorithms are often built from many constitu...
Full description
Saved in: