Layout Minimization of CMOS Cells by Robert L. Maziasz, John P. Hayes.
The layout of an integrated circuit (lC) is the process of assigning geometric shape, size and position to the components (transistors and connections) used in its fabrication. Since the number of components in modem ICs is enormous, computer aided-design (CAD) programs are required to automate the...
Full description
Saved in: