Test Resource Partitioning for System-on-a-Chip by Vikram Iyengar, Anshuman Chandra.

Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. Plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-SOC logic interfaces are standardized, su...

Full description

Saved in:
Bibliographic Details
Main Authors: Iyengar, Vikram (Author), Chandra, Anshuman (Author)
Corporate Author: SpringerLink (Online service)
Format: eBook
Language:English
Published: New York, NY : Springer US : Imprint: Springer, 2002.
Edition:1st ed. 2002.
Series:Frontiers in Electronic Testing, 20
Springer eBook Collection.
Subjects:
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.

MARC

LEADER 00000nam a22000005i 4500
001 b3238462
003 MWH
005 20191024162212.0
007 cr nn 008mamaa
008 121227s2002 xxu| s |||| 0|eng d
020 |a 9781461511137 
024 7 |a 10.1007/978-1-4615-1113-7  |2 doi 
035 |a (DE-He213)978-1-4615-1113-7 
050 4 |a E-Book 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
100 1 |a Iyengar, Vikram.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
245 1 0 |a Test Resource Partitioning for System-on-a-Chip  |h [electronic resource] /  |c by Vikram Iyengar, Anshuman Chandra. 
250 |a 1st ed. 2002. 
264 1 |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2002. 
300 |a XII, 232 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Frontiers in Electronic Testing,  |x 0929-1296 ;  |v 20 
490 1 |a Springer eBook Collection 
505 0 |a 1. Test Resource Partitioning -- 2. Test Access Mechanism Optimization -- 3. Improved Test Bus Partitioning -- 4. Test Wrapper And TAM Co-Optimization -- 5. Test Scheduling -- 6. Precedence, Preemption, And Power Constraints -- 7. Test Data Compression Using Golomb Codes -- 8. Frequency-Directed Run-Length (FDR) Codes -- 9. TRP for Low-Power Scan Testing -- 10. Conclusion -- References. 
520 |a Test Resource Partitioning for System-on-a-Chip is about test resource partitioning and optimization techniques for plug-and-play system-on-a-chip (SOC) test automation. Plug-and-play refers to the paradigm in which core-to-core interfaces as well as core-to-SOC logic interfaces are standardized, such that cores can be easily plugged into "virtual sockets" on the SOC design, and core tests can be plugged into the SOC during test without substantial effort on the part of the system integrator. The goal of the book is to position test resource partitioning in the context of SOC test automation, as well as to generate interest and motivate research on this important topic. SOC integrated circuits composed of embedded cores are now commonplace. Nevertheless, There remain several roadblocks to rapid and efficient system integration. Test development is seen as a major bottleneck in SOC design, and test challenges are a major contributor to the widening gap between design capability and manufacturing capacity. Testing SOCs is especially challenging in the absence of standardized test structures, test automation tools, and test protocols. Test Resource Partitioning for System-on-a-Chip responds to a pressing need for a structured methodology for SOC test automation. It presents new techniques for the partitioning and optimization of the three major SOC test resources: test hardware, testing time and test data volume. Test Resource Partitioning for System-on-a-Chip paves the way for a powerful integrated framework to automate the test flow for a large number of cores in an SOC in a plug-and-play fashion. The framework presented allows the system integrator to reduce test cost and meet short time-to-market requirements. 
590 |a Loaded electronically. 
590 |a Electronic access restricted to members of the Holy Cross Community. 
650 0 |a Electronic circuits. 
650 0 |a Electrical engineering. 
650 0 |a Computer-aided engineering. 
690 |a Electronic resources (E-books) 
700 1 |a Chandra, Anshuman.  |e author.  |4 aut  |4 http://id.loc.gov/vocabulary/relators/aut 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
830 0 |a Frontiers in Electronic Testing,  |x 0929-1296 ;  |v 20 
830 0 |a Springer eBook Collection. 
856 4 0 |u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/978-1-4615-1113-7  |3 Click to view e-book  |t 0 
907 |a .b32384622  |b 04-18-22  |c 02-26-20 
998 |a he  |b 02-26-20  |c m  |d @   |e -  |f eng  |g xxu  |h 0  |i 1 
912 |a ZDB-2-ENG 
912 |a ZDB-2-BAE 
950 |a Engineering (Springer-11647) 
902 |a springer purchased ebooks 
903 |a SEB-COLL 
945 |f  - -   |g 1  |h 0  |j  - -   |k  - -   |l he   |o -  |p $0.00  |q -  |r -  |s b   |t 38  |u 0  |v 0  |w 0  |x 0  |y .i21516273  |z 02-26-20 
999 f f |i 72eedc17-66ec-5068-83d5-602786c84317  |s 75a33702-5cc1-58fa-af41-4544dbbfbf83  |t 0 
952 f f |p Online  |a College of the Holy Cross  |b Main Campus  |c E-Resources  |d Online  |t 0  |e E-Book  |h Library of Congress classification  |i Elec File