CMOS PLL Synthesizers: Analysis and Design by Keliu Shu, Edgar Sanchez-Sinencio.
CMOS PLL Synthesizers: Analysis and Design presents both fundamentals and state of the art PLL synthesizer design and analysis techniques. A complete overview of both system-level and circuit-level design and analysis are covered. A 16mW, 2.4GHz, sub-2V, S D fractional-N synthesizer prototype is imp...
Full description
Saved in: