Leakage in Nanometer CMOS Technologies edited by Siva G. Narendra, Anantha P. Chandrakasan.
Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumptio...
Full description
Saved in: