Leakage in Nanometer CMOS Technologies edited by Siva G. Narendra, Anantha P. Chandrakasan.

Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumptio...

Full description

Saved in:
Bibliographic Details
Corporate Author: SpringerLink (Online service)
Other Authors: Narendra, Siva G. (Editor), Chandrakasan, Anantha P. (Editor)
Format: eBook
Language:English
Published: New York, NY : Springer US : Imprint: Springer, 2006.
Edition:1st ed. 2006.
Series:Integrated Circuits and Systems,
Springer eBook Collection.
Subjects:
Online Access:Click to view e-book
Holy Cross Note:Loaded electronically.
Electronic access restricted to members of the Holy Cross Community.

MARC

LEADER 00000nam a22000005i 4500
001 b3326528
003 MWH
005 20191220130334.0
007 cr nn 008mamaa
008 100301s2006 xxu| s |||| 0|eng d
020 |a 9780387281339 
024 7 |a 10.1007/0-387-28133-9  |2 doi 
035 |a (DE-He213)978-0-387-28133-9 
050 4 |a E-Book 
072 7 |a TJFC  |2 bicssc 
072 7 |a TEC008010  |2 bisacsh 
072 7 |a TJFC  |2 thema 
245 1 0 |a Leakage in Nanometer CMOS Technologies  |h [electronic resource] /  |c edited by Siva G. Narendra, Anantha P. Chandrakasan. 
250 |a 1st ed. 2006. 
264 1 |a New York, NY :  |b Springer US :  |b Imprint: Springer,  |c 2006. 
300 |a X, 308 p.  |b online resource. 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
347 |a text file  |b PDF  |2 rda 
490 1 |a Integrated Circuits and Systems,  |x 1558-9412 
490 1 |a Springer eBook Collection 
505 0 |a Taxonomy of Leakage: Sources, Impact, and Solutions -- Leakage Dependence on Input Vector -- Power Gating and Dynamic Voltage Scaling -- Methodologies for Power Gating -- Body Biasing -- Process Variation and Adaptive Design -- Memory Leakage Reduction -- Active Leakage Reduction and Multi-Performance Devices -- Impact of Leakage Power and Variation on Testing -- Case Study: Leakage Reduction in Hitachi/Renesas Microprocessors -- Case Study: Leakage Reduction in the Intel Xscale Microprocessor -- Transistor Design to Reduce Leakage. 
520 |a Scaling transistors into the nanometer regime has resulted in a dramatic increase in MOS leakage (i.e., off-state) current. Threshold voltages of transistors have scaled to maintain performance at reduced power supply voltages. Leakage current has become a major portion of the total power consumption, and in many scaled technologies leakage contributes 30-50% of the overall power consumption under nominal operating conditions. Leakage is important in a variety of different contexts. For example, in desktop applications, active leakage power (i.e., leakage power when the processor is computing) is becoming significant compared to switching power. In battery operated systems, standby leakage (i.e., leakage when the processor clock is turned off) dominates as energy is drawn over long idle periods. Increased transistor leakages not only impact the overall power consumed by a CMOS system, but also reduce the margins available for design due to the strong relationship between process variation and leakage power. It is essential for circuit and system designers to understand the components of leakage, sensitivity of leakage to different design parameters, and leakage mitigation techniques in nanometer technologies. This book provides an in-depth treatment of these issues for researchers and product designers. 
590 |a Loaded electronically. 
590 |a Electronic access restricted to members of the Holy Cross Community. 
650 0 |a Electronic circuits. 
650 0 |a Computer-aided engineering. 
650 0 |a Electronics. 
650 0 |a Microelectronics. 
650 0 |a Computer hardware. 
650 0 |a Electrical engineering. 
650 0 |a Nanotechnology. 
690 |a Electronic resources (E-books) 
700 1 |a Narendra, Siva G.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
700 1 |a Chandrakasan, Anantha P.  |e editor.  |4 edt  |4 http://id.loc.gov/vocabulary/relators/edt 
710 2 |a SpringerLink (Online service) 
773 0 |t Springer eBooks 
830 0 |a Integrated Circuits and Systems,  |x 1558-9412 
830 0 |a Springer eBook Collection. 
856 4 0 |u https://holycross.idm.oclc.org/login?auth=cas&url=https://doi.org/10.1007/0-387-28133-9  |3 Click to view e-book  |t 0 
907 |a .b33265288  |b 04-18-22  |c 02-26-20 
998 |a he  |b 02-26-20  |c m  |d @   |e -  |f eng  |g xxu  |h 0  |i 1 
912 |a ZDB-2-ENG 
950 |a Engineering (Springer-11647) 
902 |a springer purchased ebooks 
903 |a SEB-COLL 
945 |f  - -   |g 1  |h 0  |j  - -   |k  - -   |l he   |o -  |p $0.00  |q -  |r -  |s b   |t 38  |u 0  |v 0  |w 0  |x 0  |y .i22396901  |z 02-26-20 
999 f f |i 75193ea5-f62c-5da1-89f1-c1c64c8092cd  |s abe500a8-784e-5abc-b2c3-8d33fe416496  |t 0 
952 f f |p Online  |a College of the Holy Cross  |b Main Campus  |c E-Resources  |d Online  |t 0  |e E-Book  |h Library of Congress classification  |i Elec File