SystemVerilog for hardware description : RTL design and verification / Vaibbhav Taraate.
This book introduces the reader to FPGA based design for RTL synthesis. It describes simple to complex RTL design scenarios using SystemVerilog. The book builds the story from basic fundamentals of FPGA based designs to advance RTL design and verification concepts using SystemVerilog. It provides pr...
Full description
Saved in: