ASIC design and synthesis : RTL design using Verilog / Vaibbhav Taraate.
This book describes simple to complex ASIC design practical scenarios using Verilog. It builds a story from the basic fundamentals of ASIC designs to advanced RTL design concepts using Verilog. Looking at current trends of miniaturization, the contents provide practical information on the issues in...
Full description
Saved in: